



256Kx32 SRAM MODULE ADVANCED*



FEATURES

- Access Times**
 - BiCMOS: 10ns
 - CMOS: 12, 15, 20, 35ns
- Packaging
 - Module is manufactured with eight 256Kx4 SRAM memory devices on laminate substrate
 - 64 pin SIMM, JEDEC Standard Pinout
 - 64 pin ZIP
 - 64 pin ZIP, Low Profile**
- Organized as 256Kx32
- Commercial Temperature Range
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Low Power
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation

* This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.


** Low Profile ZIP only available in 20 and 35ns access time.

FIG. 1 PIN CONFIGURATION FOR WPS256K32-XXC



PIN DESCRIPTION

DQ0-31	Data Inputs/Outputs
A0-17	Address Inputs
\overline{WE}	Write Enable
$\overline{CS}1-4$	Chip Selects
\overline{OE}	Output Enable
PD0-1	Presence Detect
Vcc	Power Supply
Vss	Ground
NC	Not Connected





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	0	+70	°C
Storage Temperature	T _{STG}	-55	+125	°C
Signal Voltage Relative to GND	V _E	-0.5	7.0	V
Supply Voltage	V _{CC}	-0.5	7.0	V

TRUTH TABLE

\overline{CS}	\overline{OE}	\overline{WE}	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Out Disable	High Z	Active
L	X	L	Write	Data In	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp	T _A	0	+70	°C

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
\overline{OE} capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	60	pF
\overline{WE}	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	60	pF
\overline{CS}_{1-4} capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	60	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = 0°C to +70°C)

Parameter	Symbol	Conditions	10		12, 15, 20, 35		Units
			Min	Max	Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = V _{SS} to V _{CC}		10		10	μA
Output Leakage Current	I _{LO}	\overline{CS} = V _{IH} , \overline{OE} = V _{IH} , V _{OUT} = V _{SS} to V _{CC}		10		10	μA
Operating Supply Current x 32 Mode	I _{CC}	\overline{CS} = V _{IL} , \overline{OE} = V _{IH} , f = 5MHz, V _{CC} = 5.5		1040		1040	mA
Standby Current	I _{SB}	\overline{CS} = V _{IH} , \overline{OE} = V _{IH} , f = 5MHz, V _{CC} = 5.5		180		75	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA, V _{CC} = 4.5	2.4		2.4		V

NOTE: DC test conditions: V_{IH} = V_{CC} - 0.3V, V_{IL} = 0.3V

**AC CHARACTERISTICS**(V_{CC} = 5.0V, V_{SS} = 0V, T_A = 0°C to +70°C)

Parameter Read Cycle	Symbol	-10		-12		-15		-20		-35		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	10		12		15		20		35		ns
Address Access Time	t _{AA}		10		12		15		20		35	ns
Output Hold from Address Change	t _{OH}	0		0		0		0		0		ns
Chip Select Access Time	t _{ACS}		10		12		15		20		35	ns
Output Enable to Output Valid	t _{OE}		7		8		9		9		12	ns
Chip Select to Output in Low Z	t _{CLZ} ¹	3		3		3		3		3		ns
Output Enable to Output in Low Z	t _{OLZ} ¹	0		0		0		0		0		ns
Chip Disable to Output in High Z	t _{CHZ} ¹		7		8		9		9		12	ns
Output Disable to Output in High Z	t _{OHZ} ¹		7		8		9		9		12	ns

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS(V_{CC} = 5.0V, V_{SS} = 0V, T_A = 0°C to +70°C)

Parameter Write Cycle	Symbol	-10		-12		-15		-20		-35		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	10		12		15		20		35		ns
Chip Select to End of Write	t _{CW}	8		9		11		13		15		ns
Address Valid to End of Write	t _{AW}	8		9		11		13		15		ns
Data Valid to End of Write	t _{DW}	6		7		8		10		12		ns
Write Pulse Width	t _{WP}	8		9		11		13		15		ns
Address Setup Time	t _{AS}	0		0		0		0		0		ns
Address Hold Time	t _{AH}	2		2		2		2		2		ns
Output Active from End of Write	t _{OW} ¹	3		3		3		3		3		ns
Write Enable to Output in High Z	t _{WHZ} ¹	0	7	0	8	0	9	0	9	0	12	ns
Data Hold Time	t _{DH}	0		0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.



FIG. 2
TIMING WAVEFORM - READ CYCLE




FIG. 3
WRITE CYCLE - \overline{WE} CONTROLLED




FIG. 4
WRITE CYCLE - \overline{CS} CONTROLLED








FIG. 5
PACKAGE DRAWING 64-PIN SIMM (NS)




ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

FIG. 6
PACKAGE DRAWING 64-PIN ZIP (TZ)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

FIG. 7
PACKAGE DRAWING 64-PIN ZIP, LOW PROFILE (NZ)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W P S 256K32 X - XXX X C X

LEAD FINISH:

T = Tin Edge Connectors for SIMMs
Blank = Gold Edge Connectors for SIMMs and
Tin Plated pins for ZIPs

DEVICE GRADE:

C = Commercial 0°C to +70°C

PACKAGE TYPE:

NS = 64 pin SIMM
NZ = 64 pin ZIP, Low Profile
TZ = 64 pin ZIP

ACCESS TIME (ns)

IMPROVEMENT MARK:

B = BiCMOS
Blank = CMOS

ORGANIZATION, 256Kx32

SRAM

PLASTIC

WHITE MICROELECTRONICS